INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/FrankCf/Desktop/Integrated Circuit Coursework/project\_1/project\_1.srcs/sources\_1/new/eight\_bit\_LFSR.vhd" into library xil\_defaultlib

INFO: [VRFC 10-307] analyzing entity State\_Machine